-
Notifications
You must be signed in to change notification settings - Fork 646
Issues: openhwgroup/cva6
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
latch detection in spyglass audit report
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2247
opened Jun 12, 2024 by
Asmaa-Kassimi
1 task done
assertion Cfg.NrPMPEntries <= 16 fails in hello_world.cv64a6_mmu
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2244
opened Jun 12, 2024 by
AngelaGonzalezMarino
1 task done
[BUG] SPIKE model is not configurable with TvalEn core option
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2243
opened Jun 12, 2024 by
LQUA
1 task done
[BUG] Instruction realign assumes C extension always present in 32 bits configuration
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2240
opened Jun 12, 2024 by
AngelaGonzalezMarino
1 task done
GCC 13.1.0 Prerequisites to run benchmark.sh
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2230
opened Jun 11, 2024 by
Tanishqgithub
1 task done
[BUG] <title>How to verify the output of a certain c program after running on CVA6
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2220
opened Jun 10, 2024 by
PoojaR07
1 task done
Reduce gate count of csr_regfile.sv
Type:Enhancement
For feature requests and enhancements
#2219
opened Jun 10, 2024 by
JeanRochCoulon
TIME/TIMEH not implemented
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2218
opened Jun 10, 2024 by
JeanRochCoulon
Fix Camel style for cva6 parameters
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2217
opened Jun 10, 2024 by
JeanRochCoulon
[TASK] [FPGA] Support for Xilinx AXI 1G/2.5 G Ethernet Subsystem
notCV32A65X
It is not an CV32A65X issue
#2213
opened Jun 7, 2024 by
WorldofJARcraft
1 task done
[BUG][doc] incorrect set of pmpcfgN registers in CV32A65X annotated spec
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2202
opened Jun 5, 2024 by
zchamski
1 task done
Read-only 0 CSRs
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2192
opened Jun 4, 2024 by
JeanRochCoulon
CSR spec improvements
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2191
opened Jun 4, 2024 by
JeanRochCoulon
New LINT error introduced by #2178
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2189
opened Jun 4, 2024 by
JeanRochCoulon
[BUG] Issue with Running Hello World C Program in CVA6
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2188
opened Jun 4, 2024 by
shreyas-kalikar
1 task done
[BUG] Cacheable regions PMA attribute not compatible with AXI memory type signal
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2143
opened May 22, 2024 by
abdelhak-chkirid
1 task done
[BUG] Cadence Xcelium dependent checksum verilog_package doesn't match
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2136
opened May 21, 2024 by
yunuseryilmaz18
1 task done
[BUG] Incorrectly set fflags: An underflow exception is triggered when the computed result is an exact subnormal number.
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2129
opened May 18, 2024 by
fly-1011
1 task done
[BUG] Linux boot on Nexys Video CVA6 64-bit configuration
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2116
opened May 15, 2024 by
amiroshni
1 task done
Create riscv-config dependency between RVD and XLEN
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2113
opened May 15, 2024 by
JeanRochCoulon
1 task done
[BUG] Incorrect fflags Set When Using fdiv Instruction to Divide by Infinity
notCV32A65X
It is not an CV32A65X issue
PARAM:FPU
Issue depends on the FPU parameter
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2111
opened May 15, 2024 by
fly-1011
1 task done
How to Include apb_uart
notCV32A65X
It is not an CV32A65X issue
#2099
opened May 3, 2024 by
dvusingh
[BUG] <Test timeout when randomizing delay between AXI Write Address and Write Data>
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2075
opened Apr 25, 2024 by
AEzzejjari
1 task done
Purpose of AXI_BUS, axi_master_connect dependency with axi_switch_vif in uvm_testbench
#2071
opened Apr 23, 2024 by
dvusingh
[BUG] Failure to Trigger NX Exception Under Specific Microarchitectural Conditions
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2062
opened Apr 20, 2024 by
youzi27
1 task done
Previous Next
ProTip!
Mix and match filters to narrow down what you’re looking for.