{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"oss-cad-suite-build","owner":"YosysHQ","isFork":false,"description":"Multi-platform nightly builds of open source digital design and verification tools","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":1,"issueCount":40,"starsCount":707,"forksCount":65,"license":"ISC License","participation":[1,0,1,0,0,0,0,4,0,0,0,0,1,2,0,5,2,2,18,0,1,2,0,1,4,0,0,0,0,38,20,8,3,1,4,5,2,1,6,0,1,2,6,1,0,0,0,0,3,0,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-12T02:00:11.703Z"}},{"type":"Public","name":"yosys","owner":"YosysHQ","isFork":false,"description":"Yosys Open SYnthesis Suite","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":97,"issueCount":404,"starsCount":3266,"forksCount":855,"license":"ISC License","participation":[7,20,41,12,5,19,10,30,12,4,24,12,30,27,14,48,40,20,3,10,28,20,15,23,38,46,25,7,10,26,50,42,48,42,50,36,34,20,20,19,16,20,19,38,9,18,17,60,13,10,7,15],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-12T00:17:26.468Z"}},{"type":"Public","name":"furo-ys","owner":"YosysHQ","isFork":true,"description":"A clean customizable documentation theme for Sphinx","allTopics":[],"primaryLanguage":{"name":"Sass","color":"#a53b70"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":296,"license":"MIT License","participation":[0,1,3,0,3,0,4,1,0,14,2,3,9,0,0,0,0,1,0,0,0,1,1,0,0,1,0,1,0,0,0,0,25,1,0,4,0,0,0,0,0,1,3,0,1,9,22,16,0,0,0,13],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-11T01:50:23.368Z"}},{"type":"Public","name":"abc","owner":"YosysHQ","isFork":true,"description":"ABC: System for Sequential Logic Synthesis and Formal Verification","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":24,"forksCount":514,"license":"Other","participation":[0,3,1,3,9,11,3,2,10,3,9,14,13,16,4,4,0,1,8,1,2,3,16,5,0,3,1,3,0,0,9,5,1,7,6,3,6,26,1,14,9,4,0,22,3,1,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-10T10:48:18.857Z"}},{"type":"Public","name":"sby","owner":"YosysHQ","isFork":false,"description":"SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":12,"issueCount":35,"starsCount":373,"forksCount":74,"license":"Other","participation":[3,2,1,0,8,0,0,0,1,0,1,0,1,0,0,4,0,0,0,0,0,0,2,0,1,0,0,0,0,0,1,4,4,1,1,2,1,0,6,0,0,2,2,2,1,1,0,2,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-10T06:46:42.045Z"}},{"type":"Public","name":"mcy","owner":"YosysHQ","isFork":false,"description":"Mutation Cover with Yosys (MCY)","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":75,"forksCount":9,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-07T08:16:23.198Z"}},{"type":"Public","name":"eqy","owner":"YosysHQ","isFork":false,"description":"Equivalence checking with Yosys","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":10,"starsCount":28,"forksCount":5,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-07T08:16:01.294Z"}},{"type":"Public","name":"nextpnr","owner":"YosysHQ","isFork":false,"description":"nextpnr portable FPGA place and route tool","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":14,"issueCount":101,"starsCount":1236,"forksCount":236,"license":"ISC License","participation":[8,4,8,2,3,5,1,4,4,8,8,8,4,5,10,8,1,2,1,8,4,4,4,8,0,4,1,3,2,15,9,6,6,2,4,2,0,6,0,3,1,0,2,0,4,1,5,1,2,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-06T10:31:43.589Z"}},{"type":"Public","name":"apicula","owner":"YosysHQ","isFork":false,"description":"Project Apicula 🐝: bitstream documentation for Gowin FPGAs","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":11,"starsCount":435,"forksCount":63,"license":"MIT License","participation":[4,1,0,0,0,0,0,4,1,0,0,7,1,3,0,0,0,0,0,1,0,2,0,0,2,0,1,0,3,1,0,11,5,3,2,0,0,0,0,2,0,3,1,0,0,0,1,0,5,3,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T05:57:23.246Z"}},{"type":"Public","name":"icestorm","owner":"YosysHQ","isFork":false,"description":"Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":15,"issueCount":36,"starsCount":959,"forksCount":223,"license":"ISC License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-19T13:21:01.537Z"}},{"type":"Public","name":"riscv-formal","owner":"YosysHQ","isFork":false,"description":"RISC-V Formal Verification Framework","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":3,"starsCount":90,"forksCount":20,"license":"ISC License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,2,0,0,0,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-09T05:40:44.752Z"}},{"type":"Public","name":"mau","owner":"YosysHQ","isFork":false,"description":"Modular Application Utilities","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":2,"issueCount":1,"starsCount":3,"forksCount":2,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T00:10:54.377Z"}},{"type":"Public","name":"picorv32","owner":"YosysHQ","isFork":false,"description":"PicoRV32 - A Size-Optimized RISC-V CPU","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":10,"issueCount":56,"starsCount":2831,"forksCount":711,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-26T18:19:50.565Z"}},{"type":"Public","name":"VlogHammer","owner":"YosysHQ","isFork":false,"description":"A Verilog Synthesis Regression Test","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":2,"issueCount":0,"starsCount":33,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-21T12:11:32.580Z"}},{"type":"Public","name":"setup-oss-cad-suite","owner":"YosysHQ","isFork":false,"description":"Set up your GitHub Actions workflow with a OSS CAD Suite","allTopics":[],"primaryLanguage":{"name":"TypeScript","color":"#3178c6"},"pullRequestCount":0,"issueCount":3,"starsCount":13,"forksCount":2,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-21T12:10:02.281Z"}},{"type":"Public","name":"sby-gui","owner":"YosysHQ","isFork":false,"description":"GUI for SymbiYosys","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":7,"starsCount":12,"forksCount":4,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-21T12:01:25.222Z"}},{"type":"Public","name":"prjtrellis","owner":"YosysHQ","isFork":false,"description":"Documenting the Lattice ECP5 bit-stream format.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":12,"issueCount":31,"starsCount":387,"forksCount":86,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-29T14:43:47.460Z"}},{"type":"Public","name":"scy","owner":"YosysHQ","isFork":false,"description":"Sequence of Covers with Yosys","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":5,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-29T08:09:59.004Z"}},{"type":"Public","name":"prjtrellis-db","owner":"YosysHQ","isFork":false,"description":"Project Trellis database","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":0,"starsCount":11,"forksCount":11,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-04T13:10:35.059Z"}},{"type":"Public","name":"nextpnr-tests","owner":"YosysHQ","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":4,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-17T23:59:43.226Z"}},{"type":"Public","name":"padring","owner":"YosysHQ","isFork":false,"description":"A padring generator for ASICs","allTopics":["asic","eda","chip","vlsi","yosys"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":2,"starsCount":22,"forksCount":10,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-17T15:44:06.174Z"}},{"type":"Public","name":"nerv","owner":"YosysHQ","isFork":false,"description":"Naive Educational RISC V processor","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":1,"starsCount":67,"forksCount":12,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-26T22:29:56.191Z"}},{"type":"Public","name":".github","owner":"YosysHQ","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-04T09:41:57.886Z"}},{"type":"Public","name":"yosyshq.github.io","owner":"YosysHQ","isFork":false,"description":"<a href=\"http://www.yosyshq.net\" rel=\"nofollow\">www.yosyshq.net</a>","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-05T16:21:39.924Z"}},{"type":"Public","name":"yosys-web","owner":"YosysHQ","isFork":false,"description":"Yosys Web Page","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":1,"starsCount":3,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-05T16:21:10.625Z"}},{"type":"Public archive","name":"yosys-manual-build","owner":"YosysHQ","isFork":false,"description":"Yosys manual","allTopics":[],"primaryLanguage":{"name":"Dockerfile","color":"#384d54"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-24T05:45:45.514Z"}},{"type":"Public","name":"yosys-tests","owner":"YosysHQ","isFork":false,"description":"Collection of test cases for Yosys","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":17,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-04T16:41:49.335Z"}},{"type":"Public archive","name":"fpga-toolchain","owner":"YosysHQ","isFork":false,"description":"Multi-platform nightly builds of open source FPGA tools","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":2,"issueCount":21,"starsCount":289,"forksCount":26,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-03T23:08:09.655Z"}},{"type":"Public","name":"pyosys-tests","owner":"YosysHQ","isFork":false,"description":"pyosys tests","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":2,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-27T08:56:42.805Z"}},{"type":"Public","name":"Sublime-Yosys","owner":"YosysHQ","isFork":false,"description":"Yosys syntax highlighter for the Sublime Text 3 editor","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":0,"license":"BSD Zero Clause License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-16T14:56:45.677Z"}}],"repositoryCount":37,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}