{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":45276958,"defaultBranch":"master","name":"gcc","ownerLogin":"kraj","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2015-10-30T21:16:25.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/465279?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1716318843.0","currentOid":""},"activityList":{"items":[{"before":"f14ef5cfd4c1ba1d34afda9174935e40d3c0a3ce","after":"2ce90517ed75c4af9fc0616f2670cf6dfcfa8a91","ref":"refs/heads/trunk","pushedAt":"2024-05-23T07:18:37.000Z","pushType":"push","commitsCount":12,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fortran: Fix ICEs due to comp calls in initialization exprs [PR103312]\n\n2024-05-23 Paul Thomas \n\ngcc/fortran\n\tPR fortran/103312\n\t* dependency.cc (gfc_dep_compare_expr): Handle component call\n\texpressions. Return -2 as default and return 0 if compared with\n\ta function expression that is from an interface body and has\n\tthe same name.\n\t* expr.cc (gfc_reduce_init_expr): If the expression is a comp\n\tcall do not attempt to reduce, defer to resolution and return\n\tfalse.\n\t* trans-types.cc (gfc_get_dtype_rank_type,\n\tgfc_get_nodesc_array_type): Fix whitespace.\n\ngcc/testsuite/\n\tPR fortran/103312\n\t* gfortran.dg/pr103312.f90: New test.","shortMessageHtmlLink":"Fortran: Fix ICEs due to comp calls in initialization exprs [PR103312]"}},{"before":"2f0e0862406a17bb8bf4ad948ae22916bae092a0","after":"137e7a86a4c7583278d5bb0cec584df749d0c72b","ref":"refs/heads/releases/gcc-14","pushedAt":"2024-05-23T07:18:06.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"f0b88ec4ae829798cb533618f781ca467bab6b9b","after":"6f8933ce3fa83482b62d1b6e50d2a8f36addf73e","ref":"refs/heads/releases/gcc-13","pushedAt":"2024-05-23T07:18:04.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"13ced602f1543320968220ccb31d4757487a2e08","after":"df191554a59364da04c169dd02e44368ca1811ca","ref":"refs/heads/releases/gcc-12","pushedAt":"2024-05-23T07:18:02.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"26554fc6de7d5fe5f71bd8b1493816df8c173ffb","after":"e87c00b0d34359b8696fc4c73e5f08c3d87d4e02","ref":"refs/heads/releases/gcc-11","pushedAt":"2024-05-23T07:18:01.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"f14ef5cfd4c1ba1d34afda9174935e40d3c0a3ce","after":"2ce90517ed75c4af9fc0616f2670cf6dfcfa8a91","ref":"refs/heads/master","pushedAt":"2024-05-23T07:17:55.000Z","pushType":"push","commitsCount":12,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fortran: Fix ICEs due to comp calls in initialization exprs [PR103312]\n\n2024-05-23 Paul Thomas \n\ngcc/fortran\n\tPR fortran/103312\n\t* dependency.cc (gfc_dep_compare_expr): Handle component call\n\texpressions. Return -2 as default and return 0 if compared with\n\ta function expression that is from an interface body and has\n\tthe same name.\n\t* expr.cc (gfc_reduce_init_expr): If the expression is a comp\n\tcall do not attempt to reduce, defer to resolution and return\n\tfalse.\n\t* trans-types.cc (gfc_get_dtype_rank_type,\n\tgfc_get_nodesc_array_type): Fix whitespace.\n\ngcc/testsuite/\n\tPR fortran/103312\n\t* gfortran.dg/pr103312.f90: New test.","shortMessageHtmlLink":"Fortran: Fix ICEs due to comp calls in initialization exprs [PR103312]"}},{"before":"6bcb1f3c2614df70d66da29983ef55d9267a3652","after":"5219434056798a7d2b509e9db3589e2360a1430b","ref":"refs/heads/oe/master","pushedAt":"2024-05-22T20:30:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"gcc testsuite tweaks for mips/OE\n\nDisable loongson-mmi runtine, qemu doesn't appear to fully support them even if some\nof the instruction decoding is there.\n\nAlso disable MSA mips runtime extensions. For some reason qemu appears to accept the test\ncode when it shouldn't. Our selected MIPS cpu for QEMU doesn't support them.\n\nMIPS is unusual in the gcc testsuite as it uses EFFECTIVE_TARGETS and loops\nmultiple times through the vector testsuite. In the case of the two above, we can\ncompile/link them but not run them. Even with the runtime disabled, if the code\nmarks it as a runtime test, it will elevate itself to that. Setting the default\ntarget to compile therefore isn't enough.\n\nTherefore add code to downgrade runtime tests to link tests if the hardware\nsupport isn't there to run them. This avoids thousands of test failures. To do\nthis we have to hook downgrade code into the main test runner.\n\nEnable that downgrading for other cases where hardware to run vector extensions is\nunavailable to remove test failures on other architectures too.\n\nAlso, for gcc.target tests, add checks on wheter loongson or msa code can\nbe run before trying that, allowing downgrading of tests there to work too.\n\nUpstream-Status: Pending\n\n[Parts of the patch may be able to be split off and acceptable to upstream with\ndiscussion. Need to investigate why qemu-user passes the 'bad' instructions']\n\nSigned-off-by: Richard Purdie \nSigned-off-by: Khem Raj ","shortMessageHtmlLink":"gcc testsuite tweaks for mips/OE"}},{"before":"5376ae4052d84c57bbe890fcdd6f173fcaaf9821","after":"c6cf47d13fbc68e674cd6f1c818d17728b70944d","ref":"refs/heads/oe/gcc-14","pushedAt":"2024-05-22T20:29:53.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"gcc testsuite tweaks for mips/OE\n\nDisable loongson-mmi runtine, qemu doesn't appear to fully support them even if some\nof the instruction decoding is there.\n\nAlso disable MSA mips runtime extensions. For some reason qemu appears to accept the test\ncode when it shouldn't. Our selected MIPS cpu for QEMU doesn't support them.\n\nMIPS is unusual in the gcc testsuite as it uses EFFECTIVE_TARGETS and loops\nmultiple times through the vector testsuite. In the case of the two above, we can\ncompile/link them but not run them. Even with the runtime disabled, if the code\nmarks it as a runtime test, it will elevate itself to that. Setting the default\ntarget to compile therefore isn't enough.\n\nTherefore add code to downgrade runtime tests to link tests if the hardware\nsupport isn't there to run them. This avoids thousands of test failures. To do\nthis we have to hook downgrade code into the main test runner.\n\nEnable that downgrading for other cases where hardware to run vector extensions is\nunavailable to remove test failures on other architectures too.\n\nAlso, for gcc.target tests, add checks on wheter loongson or msa code can\nbe run before trying that, allowing downgrading of tests there to work too.\n\nUpstream-Status: Pending\n\n[Parts of the patch may be able to be split off and acceptable to upstream with\ndiscussion. Need to investigate why qemu-user passes the 'bad' instructions']\n\nSigned-off-by: Richard Purdie \nSigned-off-by: Khem Raj ","shortMessageHtmlLink":"gcc testsuite tweaks for mips/OE"}},{"before":"c2bda07ad6846995fcf071c0cf96db912bdcbae1","after":"ed705920cfdaecfe10ecbff8139cd8c3749a8284","ref":"refs/heads/oe/gcc-13","pushedAt":"2024-05-22T20:29:37.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"gcc testsuite tweaks for mips/OE\n\nDisable loongson-mmi runtine, qemu doesn't appear to fully support them even if some\nof the instruction decoding is there.\n\nAlso disable MSA mips runtime extensions. For some reason qemu appears to accept the test\ncode when it shouldn't. Our selected MIPS cpu for QEMU doesn't support them.\n\nMIPS is unusual in the gcc testsuite as it uses EFFECTIVE_TARGETS and loops\nmultiple times through the vector testsuite. In the case of the two above, we can\ncompile/link them but not run them. Even with the runtime disabled, if the code\nmarks it as a runtime test, it will elevate itself to that. Setting the default\ntarget to compile therefore isn't enough.\n\nTherefore add code to downgrade runtime tests to link tests if the hardware\nsupport isn't there to run them. This avoids thousands of test failures. To do\nthis we have to hook downgrade code into the main test runner.\n\nEnable that downgrading for other cases where hardware to run vector extensions is\nunavailable to remove test failures on other architectures too.\n\nAlso, for gcc.target tests, add checks on wheter loongson or msa code can\nbe run before trying that, allowing downgrading of tests there to work too.\n\nUpstream-Status: Pending\n\n[Parts of the patch may be able to be split off and acceptable to upstream with\ndiscussion. Need to investigate why qemu-user passes the 'bad' instructions']\n\nSigned-off-by: Richard Purdie \nSigned-off-by: Khem Raj ","shortMessageHtmlLink":"gcc testsuite tweaks for mips/OE"}},{"before":"73a167cfa225d5ee7092d41596b9fea1719898ff","after":"f14ef5cfd4c1ba1d34afda9174935e40d3c0a3ce","ref":"refs/heads/trunk","pushedAt":"2024-05-22T19:22:31.000Z","pushType":"push","commitsCount":12,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer\n\nThe problem directly comes from the -ffold-mem-offsets pass messing up with\nthe prologue and the frame-related instructions, which is a no-no with SEH,\nso the fix simply disconnects the pass in these circumstances.\n\ngcc/\n\tPR rtl-optimization/115038\n\t* fold-mem-offsets.cc (fold_offsets): Return 0 if the defining\n\tinstruction of the register is frame related.\n\ngcc/testsuite/\n\t* g++.dg/opt/fmo1.C: New test.","shortMessageHtmlLink":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer"}},{"before":"1ad5c9d524d8fa99773045e75da04ae958012085","after":"2f0e0862406a17bb8bf4ad948ae22916bae092a0","ref":"refs/heads/releases/gcc-14","pushedAt":"2024-05-22T19:22:00.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer\n\nThe problem directly comes from the -ffold-mem-offsets pass messing up with\nthe prologue and the frame-related instructions, which is a no-no with SEH,\nso the fix simply disconnects the pass in these circumstances.\n\ngcc/\n\tPR rtl-optimization/115038\n\t* fold-mem-offsets.cc (fold_offsets): Return 0 if the defining\n\tinstruction of the register is frame related.\n\ngcc/testsuite/\n\t* g++.dg/opt/fmo1.C: New test.","shortMessageHtmlLink":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer"}},{"before":"a841964721931b7da03760b0bc47b3ec1f212f48","after":"f0b88ec4ae829798cb533618f781ca467bab6b9b","ref":"refs/heads/releases/gcc-13","pushedAt":"2024-05-22T19:21:58.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fortran: fix issues with class(*) assignment [PR114827]\n\ngcc/fortran/ChangeLog:\n\n\tPR fortran/114827\n\t* trans-array.cc (gfc_alloc_allocatable_for_assignment): Take into\n\taccount _len of unlimited polymorphic entities when calculating\n\tthe effective element size for allocation size and array span.\n\tSet _len of lhs to _len of rhs.\n\t* trans-expr.cc (trans_class_assignment): Take into account _len\n\tof unlimited polymorphic entities for allocation size.\n\ngcc/testsuite/ChangeLog:\n\n\tPR fortran/114827\n\t* gfortran.dg/asan/unlimited_polymorphic_34.f90: New test.\n\n(cherry picked from commit 21e7aa5f3ea44ca2fef8deb8788edffc04901b5c)","shortMessageHtmlLink":"Fortran: fix issues with class(*) assignment [PR114827]"}},{"before":"73a167cfa225d5ee7092d41596b9fea1719898ff","after":"f14ef5cfd4c1ba1d34afda9174935e40d3c0a3ce","ref":"refs/heads/master","pushedAt":"2024-05-22T19:21:51.000Z","pushType":"push","commitsCount":12,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer\n\nThe problem directly comes from the -ffold-mem-offsets pass messing up with\nthe prologue and the frame-related instructions, which is a no-no with SEH,\nso the fix simply disconnects the pass in these circumstances.\n\ngcc/\n\tPR rtl-optimization/115038\n\t* fold-mem-offsets.cc (fold_offsets): Return 0 if the defining\n\tinstruction of the register is frame related.\n\ngcc/testsuite/\n\t* g++.dg/opt/fmo1.C: New test.","shortMessageHtmlLink":"Fix internal error in seh_cfa_offset with -O2 -fno-omit-frame-pointer"}},{"before":"9926c40a902edbc665919d508ef0c36f362f9c41","after":"73a167cfa225d5ee7092d41596b9fea1719898ff","ref":"refs/heads/trunk","pushedAt":"2024-05-22T07:19:57.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW\n\nSince vpermq is really slow, we should avoid using it for permutation\nwhen vpmovwb is not available (needs AVX512BW) for ix86_expand_vecop_qihi2\nand fall back to ix86_expand_vecop_qihi.\n\ngcc/ChangeLog:\n\n\tPR target/115069\n\t* config/i386/i386-expand.cc (ix86_expand_vecop_qihi2):\n\tDo not enable the optimization when AVX512BW is not enabled.\n\ngcc/testsuite/ChangeLog:\n\n\tPR target/115069\n\t* gcc.target/i386/pr115069.c: New.","shortMessageHtmlLink":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW"}},{"before":"b2bb49d6a77e4568c0b91db17b2599f5929fb85b","after":"1ad5c9d524d8fa99773045e75da04ae958012085","ref":"refs/heads/releases/gcc-14","pushedAt":"2024-05-22T07:19:25.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW\n\nSince vpermq is really slow, we should avoid using it for permutation\nwhen vpmovwb is not available (needs AVX512BW) for ix86_expand_vecop_qihi2\nand fall back to ix86_expand_vecop_qihi.\n\ngcc/ChangeLog:\n\n\tPR target/115069\n\t* config/i386/i386-expand.cc (ix86_expand_vecop_qihi2):\n\tDo not enable the optimization when AVX512BW is not enabled.\n\ngcc/testsuite/ChangeLog:\n\n\tPR target/115069\n\t* gcc.target/i386/pr115069.c: New.","shortMessageHtmlLink":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW"}},{"before":"c827f46d8652d7a089e614302a4cffb6b192284d","after":"a841964721931b7da03760b0bc47b3ec1f212f48","ref":"refs/heads/releases/gcc-13","pushedAt":"2024-05-22T07:19:23.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"113ddbe0726e4abbd0f4789eee0d0fbee80bee81","after":"13ced602f1543320968220ccb31d4757487a2e08","ref":"refs/heads/releases/gcc-12","pushedAt":"2024-05-22T07:19:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"75113e2e774fe7d0252da693cd3a1def2b982a13","after":"26554fc6de7d5fe5f71bd8b1493816df8c173ffb","ref":"refs/heads/releases/gcc-11","pushedAt":"2024-05-22T07:19:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"9926c40a902edbc665919d508ef0c36f362f9c41","after":"73a167cfa225d5ee7092d41596b9fea1719898ff","ref":"refs/heads/master","pushedAt":"2024-05-22T07:19:14.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW\n\nSince vpermq is really slow, we should avoid using it for permutation\nwhen vpmovwb is not available (needs AVX512BW) for ix86_expand_vecop_qihi2\nand fall back to ix86_expand_vecop_qihi.\n\ngcc/ChangeLog:\n\n\tPR target/115069\n\t* config/i386/i386-expand.cc (ix86_expand_vecop_qihi2):\n\tDo not enable the optimization when AVX512BW is not enabled.\n\ngcc/testsuite/ChangeLog:\n\n\tPR target/115069\n\t* gcc.target/i386/pr115069.c: New.","shortMessageHtmlLink":"i386: Disable ix86_expand_vecop_qihi2 when !TARGET_AVX512BW"}},{"before":"0ebaffccb294d90184ad78367de66b6307de3ac0","after":"9926c40a902edbc665919d508ef0c36f362f9c41","ref":"refs/heads/trunk","pushedAt":"2024-05-21T19:14:01.000Z","pushType":"push","commitsCount":41,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"RISC-V: avoid LUI based const mat in alloca epilogue expansion\n\nThis is continuing on the prev patch in function epilogue expansion.\nBroken out of easy of review.\n\ngcc/ChangeLog:\n\t* config/riscv/riscv.cc (riscv_expand_epilogue): Handle offset\n\tbeing sum of two S12.\n\nTested-by: Patrick O'Neill # pre-commit-CI #1569\nSigned-off-by: Vineet Gupta ","shortMessageHtmlLink":"RISC-V: avoid LUI based const mat in alloca epilogue expansion"}},{"before":"786597185d544b65723a419825c488bcae1cffcc","after":"b2bb49d6a77e4568c0b91db17b2599f5929fb85b","ref":"refs/heads/releases/gcc-14","pushedAt":"2024-05-21T19:13:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"match: Disable `(type)zero_one_valuep*CST` for 1bit signed types [PR115154]\n\nThe problem here is the pattern added in r13-1162-g9991d84d2a8435\nassumes that it is well defined to multiply zero_one_valuep by the truncated\nconverted integer constant. It is well defined for all types except for signed 1bit types.\nWhere `a * -1` is produced which is undefined/\nSo disable this pattern for 1bit signed types.\n\nNote the pattern added in r14-3432-gddd64a6ec3b38e is able to workaround the undefinedness except when\n`-fsanitize=undefined` is turned on, this is why I added a testcase for that.\n\nBootstrapped and tested on x86_64-linux-gnu with no regressions.\n\n\tPR tree-optimization/115154\n\ngcc/ChangeLog:\n\n\t* match.pd (convert (mult zero_one_valued_p@1 INTEGER_CST@2)): Disable\n\tfor 1bit signed types.\n\ngcc/testsuite/ChangeLog:\n\n\t* c-c++-common/ubsan/signed1bitfield-1.c: New test.\n\t* gcc.c-torture/execute/signed1bitfield-1.c: New test.\n\nSigned-off-by: Andrew Pinski \n(cherry picked from commit 49c87d22535ac4f8aacf088b3f462861c26cacb4)","shortMessageHtmlLink":"match: Disable (type)zero_one_valuep*CST for 1bit signed types [PR1…"}},{"before":"a021b585532ada45b6ab4dc9d8df2707d3585ef3","after":"c827f46d8652d7a089e614302a4cffb6b192284d","ref":"refs/heads/releases/gcc-13","pushedAt":"2024-05-21T19:13:28.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"testsuite: Adjust pr113359-2_*.c with unsigned long long [PR114662]\n\npr113359-2_*.c define a struct having unsigned long type\nmembers ay and az which have 4 bytes size at -m32, while\nthe related constants CL1 and CL2 used for equality check\nare always 8 bytes, it makes compiler consider the below\n\n 69 if (a.ay != CL1)\n 70 __builtin_abort ();\n\nalways to abort and optimize away the following call to\ngetb, which leads to the expected wpa dumping on\n\"Semantic equality\" missing.\n\nThis patch is to modify the types with unsigned long long\naccordingly.\n\n\tPR testsuite/114662\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.dg/lto/pr113359-2_0.c: Use unsigned long long instead of\n\tunsigned long.\n\t* gcc.dg/lto/pr113359-2_1.c: Likewise.\n\n(cherry picked from commit 4923ed49b93352bcf9e43cafac38345e4a54c3f8)","shortMessageHtmlLink":"testsuite: Adjust pr113359-2_*.c with unsigned long long [PR114662]"}},{"before":"0ebaffccb294d90184ad78367de66b6307de3ac0","after":"9926c40a902edbc665919d508ef0c36f362f9c41","ref":"refs/heads/master","pushedAt":"2024-05-21T19:13:20.000Z","pushType":"push","commitsCount":41,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"RISC-V: avoid LUI based const mat in alloca epilogue expansion\n\nThis is continuing on the prev patch in function epilogue expansion.\nBroken out of easy of review.\n\ngcc/ChangeLog:\n\t* config/riscv/riscv.cc (riscv_expand_epilogue): Handle offset\n\tbeing sum of two S12.\n\nTested-by: Patrick O'Neill # pre-commit-CI #1569\nSigned-off-by: Vineet Gupta ","shortMessageHtmlLink":"RISC-V: avoid LUI based const mat in alloca epilogue expansion"}},{"before":"e14c673ea9ab2eca5de4db91b478f0b5297ef321","after":"0ebaffccb294d90184ad78367de66b6307de3ac0","ref":"refs/heads/trunk","pushedAt":"2024-05-21T07:23:18.000Z","pushType":"push","commitsCount":21,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Use pblendw instead of pand to clear upper 16 bits.\n\nFor vec_pack_truncv8si/v4si w/o AVX512,\n(const_vector:v4si (const_int 0xffff) x4) is used as mask to clear\nupper 16 bits, but vpblendw with zero_vector can also be used, and\nzero vector is cheaper than (const_vector:v4si (const_int 0xffff) x4).\n\ngcc/ChangeLog:\n\tPR target/114427\n\t* config/i386/i386-expand.cc (expand_vec_perm_even_odd_pack):\n\tUse pblendw instead of pand to clear upper bits.\n\ngcc/testsuite/ChangeLog:\n\t* gcc.target/i386/pr114427.c: New test.","shortMessageHtmlLink":"Use pblendw instead of pand to clear upper 16 bits."}},{"before":"a9837934203d41c96b5cf05e34f68c0d3311c973","after":"786597185d544b65723a419825c488bcae1cffcc","ref":"refs/heads/releases/gcc-14","pushedAt":"2024-05-21T07:22:46.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"441602347fa29ae6fa8055853c5f262e35c92c8b","after":"a021b585532ada45b6ab4dc9d8df2707d3585ef3","ref":"refs/heads/releases/gcc-13","pushedAt":"2024-05-21T07:22:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"2f0c2cc25cd8d20d3dc172ff47ed4c3b50fc20db","after":"113ddbe0726e4abbd0f4789eee0d0fbee80bee81","ref":"refs/heads/releases/gcc-12","pushedAt":"2024-05-21T07:22:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"0ee06466f7667db12d866679cae251697076a06a","after":"75113e2e774fe7d0252da693cd3a1def2b982a13","ref":"refs/heads/releases/gcc-11","pushedAt":"2024-05-21T07:22:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Daily bump.","shortMessageHtmlLink":"Daily bump."}},{"before":"e14c673ea9ab2eca5de4db91b478f0b5297ef321","after":"0ebaffccb294d90184ad78367de66b6307de3ac0","ref":"refs/heads/master","pushedAt":"2024-05-21T07:22:35.000Z","pushType":"push","commitsCount":21,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"Use pblendw instead of pand to clear upper 16 bits.\n\nFor vec_pack_truncv8si/v4si w/o AVX512,\n(const_vector:v4si (const_int 0xffff) x4) is used as mask to clear\nupper 16 bits, but vpblendw with zero_vector can also be used, and\nzero vector is cheaper than (const_vector:v4si (const_int 0xffff) x4).\n\ngcc/ChangeLog:\n\tPR target/114427\n\t* config/i386/i386-expand.cc (expand_vec_perm_even_odd_pack):\n\tUse pblendw instead of pand to clear upper bits.\n\ngcc/testsuite/ChangeLog:\n\t* gcc.target/i386/pr114427.c: New test.","shortMessageHtmlLink":"Use pblendw instead of pand to clear upper 16 bits."}},{"before":"755eacca6df4360f73784bd3cba389f09ad51a2c","after":"6bcb1f3c2614df70d66da29983ef55d9267a3652","ref":"refs/heads/oe/master","pushedAt":"2024-05-21T05:04:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"kraj","name":"Khem Raj","path":"/kraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/465279?s=80&v=4"},"commit":{"message":"gcc testsuite tweaks for mips/OE\n\nDisable loongson-mmi runtine, qemu doesn't appear to fully support them even if some\nof the instruction decoding is there.\n\nAlso disable MSA mips runtime extensions. For some reason qemu appears to accept the test\ncode when it shouldn't. Our selected MIPS cpu for QEMU doesn't support them.\n\nMIPS is unusual in the gcc testsuite as it uses EFFECTIVE_TARGETS and loops\nmultiple times through the vector testsuite. In the case of the two above, we can\ncompile/link them but not run them. Even with the runtime disabled, if the code\nmarks it as a runtime test, it will elevate itself to that. Setting the default\ntarget to compile therefore isn't enough.\n\nTherefore add code to downgrade runtime tests to link tests if the hardware\nsupport isn't there to run them. This avoids thousands of test failures. To do\nthis we have to hook downgrade code into the main test runner.\n\nEnable that downgrading for other cases where hardware to run vector extensions is\nunavailable to remove test failures on other architectures too.\n\nAlso, for gcc.target tests, add checks on wheter loongson or msa code can\nbe run before trying that, allowing downgrading of tests there to work too.\n\nUpstream-Status: Pending\n\n[Parts of the patch may be able to be split off and acceptable to upstream with\ndiscussion. Need to investigate why qemu-user passes the 'bad' instructions']\n\nSigned-off-by: Richard Purdie \nSigned-off-by: Khem Raj ","shortMessageHtmlLink":"gcc testsuite tweaks for mips/OE"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEUbN9MQA","startCursor":null,"endCursor":null}},"title":"Activity · kraj/gcc"}