{"payload":{"header_redesign_enabled":false,"results":[{"id":"27653523","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"azeemshaikh38/PipelinedProcessorWithInterrupts","hl_trunc_description":"Implementation of 4-stage pipelined processor with interrupt handler. VHDL","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":27653523,"name":"PipelinedProcessorWithInterrupts","owner_id":4825078,"owner_login":"azeemshaikh38","updated_at":"2014-12-07T00:03:43.703Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aazeemshaikh38%252FPipelinedProcessorWithInterrupts%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/azeemshaikh38/PipelinedProcessorWithInterrupts/star":{"post":"sXyoVJh2UwjZxXLcOttnnV1DejMt4ltMCwRFFJCTsHPTiP3jIuBVT4RSYDSb6eAe0XlsjU-3jtnpkMqre_Ft9g"},"/azeemshaikh38/PipelinedProcessorWithInterrupts/unstar":{"post":"ZEvy1G3LZcr7-0eV_2ZSW8kD-obbzURxIaHKi0GPe_mXXKj2yd8-oNP9MVB8KQ_5-BdMzIUOhcGKGAeVtfg9mg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"zTnULFfI5JYF2M11g2x417Jw_tqWA4edmToDmfmr_mGhOF_VlUl0zkDB3k-2--nBxlkjNBsBa2eG0dtJJEAMJQ"}}},"title":"Repository search results"}